# **CSE 306: Computer Architecture Sessional**

**Assignment 2: Floating Point Adder**

**Submitted By:**

**Group No:** 05

**Sub-Section:** A2

**Group Members:**

1. Kawshik Kumar Paul (ID: 1705043)
2. Iftekhar Hakim Kaowsar (ID: 1705045)
3. Rasman Mubtasim Swargo (ID: 1705051)
4. Apurba Saha (ID: 1705056)
5. Maisha Rahman (ID: 1705060)

**Department:** CSE

**Level:** 3 **Term:** 1

**Date of Submission:** 25 June, 2021

**Problem Specification :**

In this assignment, we have to design a floating point adder circuit which takes

two floating point numbers as inputs and output their sum which is another floating point number.

**Introduction:**

A Floating Point Adder is a digital circuit used to add two floating point numbers presented in IEEE 754 Standard format of their binary representation.

**Floating Point Representation :** A designer of a floating-point representation must find a compromise between the size of the fraction and the size of the exponent. Floating-point numbers are usually a multiple of the size of a word.

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Sign | Exponent | | | | Fraction | | | | | | | | | | |

1 bit 8bits 23 bits

In general, floating-point numbers are of the form (-1)ˢ × F × 2E

Here, F involves the value in the fraction field and E involves the value in the exponent field. MIPS does something slightly more sophisticated.

According to IEEE 754 floating-point standard, the floating point numbers are of the form

(1)S × (1 + Fraction) × 2E

IEEE 754 uses a bias of 127 for single precision, so an exponent of -1 is represented by the bit pattern of the value -1+127ten, or 126ten = 0111 1110two, and +1 is represented by 1 + 127, or 128ten = 1000 0000two. The exponent bias for double precision is 1023. Biased exponent means that the value represented by a floating-point number is really

(-1)ˢ × (1+Fraction) × 2(Exponent-Bias)

**Floating Point Addition Algorithm:**

Given input A(S1, E1, F1) and B(S2, E2, F2). Now, F1 and F2 are of 11 bits.

1. Prepend “01” to both F1 and F2.
2. Align F1, F2 according to maximum of E1, E2.
3. Now, we need to set the sign bit S1 and S2 to F1 and F2 respectively. If the sign bit is 1, we need to take the 2’s complement of magnitude. Now, F1 and F2 are of 14 bits.
4. We find the sum of F1 and F2. We call it ‘sum’. We can hold the sum in 14 bits because in step 1 we prepended a zero bit.
5. We extract the sign of final output from the 13th bit (0-indexed) of sum.
6. Last 13 bits comprise the unnormalized fraction of output. We note that if the sign bit of final output is 1, we need to take the 2’s complement of fraction beforehand.
7. Normalize the fraction by finding the most significant set-bit and change the exponent accordingly. Now, the fraction is in the normalized scientific form of 13 bits.

Here 12th-bit (0-indexed) must be 1. And, the 11th-1st bit comprises the output\_fraction. 0th bit has been truncated.

1. After normalizing, if the exponent cannot be expressed by 4 bits or if it becomes less than zero, we turn on the overflow/underflow flag.

**Flowchart :**




Figure 1 : FlowChart of Floating Point Adder

**IC used with count:**

|  |  |
| --- | --- |
| IC | Count |
| 74x897 (16 Bit Shifter) | 3 |
| Most Significant Set Bit Finder | 1 |
| 7480 (FULL ADDER) | 18 |
| 7404 (NOT) | 6 |
| 7432 (OR) | 1 |
| 74HC157 (2X1 MUX) | 9 |

**Block Diagram:**




Figure 1: Block Diagram

**Circuit Diagram:**




Figure 2: Circuit Diagram 1


****

Figure 3 : Circuit Diagram 2



****

Figure 4 : Circuit Diagram 3

Figure 5 : Circuit Diagram 4

**Simulator used along with the version number:**

Logisim 2.7.1

**Discussion:**

In this assignment, we designed a Floating Point Adder. For this purpose, we used basic gates (AND, OR, NOT, NOR), universal gates(XOR, XNOR) and some other necessary gates(MUX, Shifter, Bit Finder, Adder, Subtractor, Bit Extender, Negator). The Floating Point Adder takes two 16 bit binary numbers A and B which are basically binary representations of a floating-point number. Our implemented circuit outputs the added value of A and B. We used the known technique of designing the floating-point adder. We followed the provided flowchart, built the circuit diagram, and implemented the circuit. While designing, we put emphasis on simplifying the circuit. We asserted our design by testing various inputs and matching the corresponding outputs. On the simulator, alongside the full circuit, we made a block circuit so that all signals can be visualized easily. In our implementation of fp-adder, we used some built-in circuits available in Logisim like bit-shifter, bit-finder, bit-extender, etc. Unfortunately, we failed to figure out the IC number of bit finder.

However, testing the outputs and completing the data table, we successfully finished our simulation.